Software architectures usually are comprised of different views for capturing static, runtime, and deployment aspects. What is currently missing, however, are formal validation and verification techniques of multi-view architecture in very early phases of the software development lifecycle. The main contribution of this paper therefore is the construction of a single formal model (in Promela) for certain stylized, and widely used, multi-view architectures by suitably interpreting and fusing sub-models from different UML diagrams. Possible counter-examples produced by model checking are fed back as test scenarios for debugging the multi-view architectural model. We have implemented this algorithm as a plug-in for the Enterprise Architect development tool, and successfully used SPIN model checking for debugging some industrial architectural multi-view models by identifying a number of undesirable corner cases. Index Terms-multi-view architecture analysis, SPIN model checker 2017 24th Asia-Pacific Software Engineering Conference 978-1-5386-3681-7/17 $31.00
I. Introduction
Software architectures usually are comprised of different views for capturing static, runtime, and deployment aspects [1] , [4] . The static/component view describes the logical decomposition of the system into building blocks (e.g., packages, components, classes), whereas the runtime view describes the behavior and interaction of the building blocks as runtime elements in the running system, using diagrams such as sequence diagrams, activity diagrams, or state machines, and the deployment view shows how software is assigned to hardware processing and communication elements.
In the current state-of-the-practice, architectural models are analyzed in early phases in the software development cycle, mainly by means of manual and resourceintensive review frameworks such as the Architectural Trade-off Analysis Method (ATAM) [4] . What is currently missing, however, are formal analysis techniques of multiview architectures for early and automated detection of, say, unwanted behavior due to under-specification.
In this paper, we therefore reconstruct a single model of a multi-view architecture, which is suitable for formal analysis, by fusing sub-models of different views in UML diagrams [17] , as provided, for example in architectural development tools such as Enterprise Architect. Our fusion algorithm proceeds by taking deployment views as skeletons to offer basic communication structure over processes and channels in the actual system. The concrete behavior of each deployed software component -as documented in the static view -is captured by run-time views. One notable challenge is to cope with under-specification among views, as dynamic architectural views often only capture certain scenarios but not the complete component behavior and all possible interactions. To this end, semantic extrapolation is needed for constructing a modelcheckable verification model and we enumerate possible extrapolation strategies.
We have implemented our fusion algorithm as a plugin for Enterprise Architect (EA). This plug-in generates verification models in the Promela language, which are used as inputs to the SPIN model checker [8] . Counterexamples generated by the model-checkers are used as test cases for debugging the multi-view architectural model. We evaluated this EA plug-in in early phases of developing two mission-critical distributed software systems in industrial projects, and successfully identified undesired corner cases due to under-specification in the model.
After reviewing related work, the rest of this paper is structured as follows. Section II presents the basic principles of UML multi-view modeling and exemplifies how consistency between different architectural views may be obtained. Section III presents an algorithm for generating and extrapolating a formal model, which is suitable for formal analysis, from multi-view architectural models. Lastly, Section IV summarizes some of our experience with analyzing selected Enterprise Architecture models from various application domains.
(Related work)
There is a rich literature on the verification of UML-like diagrams. For example, refinement of activity diagrams has been based on LTL model checking [15] , and state machine diagrams have been translated to hierarchical automata as the basis for model checking [18] , [16] , [13] . Moreover, sequence diagrams have a straightforward correspondence to communicating processes and process algebras [3] , [12] , [19] . Use case diagrams can be checked for consistency or containment by means of viewing them as programs with constraints [9] or by a translation into activity diagrams [10] . Lastly, using annotations such as UML Marte profile [7] , one may verify extra-functional properties such as timing [14] . In contrast to these approaches we are analyzing multi-view architectural models, which include static, runtime, and deployment views, being restricted to a certain stylized use and linking between views. We therefore do not address or even try to solve the general multi-view consistency problem for UML [11] .
II. Multi-view Software Architecture and View Linking
Using architectural development tools such as Enterprise Architect (EA), the designer may maintain links among multiple views by creating components in the static view, by building runtime and deployment view using components in the static view, and by associating each diagram with a component or a sub-structure. Figure 1 illustrates these concepts using a simple architectural example. 1 There are three software components SC1, SC2, and SC3 in the static view. In the deployment view, three devices Device1, Device2, Device3 are included in the final deployed system, where for each device, the underlying software components are created (using dragand-drop in EA) as an instantiation of components in the static view. For example, for the Device2 in Figure 1 , C2 is an instance of the software component SC1 from the static view.
For each software component in the static view there is a state machine or activity diagram in the behavioral view, where each of the states provides behavioral scenarios for different execution modes (for example, normal and error modes). Behavior and interaction in each state (or 1 For the example in Figure 1 Action Label: S3
Program label "S3", move to next action in the process S3: mode) are expressed in terms of scenarios expressed as sequence diagrams. In Figure 1 , for example the behavior of component SC1 is refined to StateMachine1, where internally, State1 is further refined into SequenceDiagram1.
Notice also that in SequenceDiagram1, the actor act 0 is surrounded by a dashed component. This is often used in UML modeling as a modeling trick to capture system boundary. Such a boundary allows modeling the interaction of multiple instantiations of the same component, as commonly seen in fault-tolerant systems where redundancy and distributed voting are applied.
We are now providing a formal signature for these multi-view architectural concepts; hereby, A.B is used to denote the projection of A with respect to B. A multi-view architectural model Arch is a triple
ComponentView, RuntimeView, DeploymentView . ComponentView consists of set of software components where SC i ∈ ComponentView can again be refined to a set of components; for expressing, for example, a "uses" structure. For the purposes of this paper, such a hierarchical component view can always considered to be in flattened form. The DeploymentView is a pair Devices, Network of sets. First, every device Device i ∈ Devices is a set itself of instantiated software components, and for every 
, then type k = SC i . For the example in Figure 1 ,
III. Multi-View Fusion
Based on signatures for multi-view architectural models as defined above, we are now describing the process of providing a behavioral semantics based on fusing multiple views. A verification model is a triple (Messages, Channels, Processes), where Messages is the set of messages, Channels is the set of (synchronous or asynchronous-with-fixed-buffer) channels, and Processes is a set of processes. Hereby, each process Process is a sequence of atomic actions, including labels, nondeterministic goto primitives, and message send/receive. The semantics of a verification model is based on Promela [8] . For the purpose of reference, however, we are listing some correspondence of constructs in the architectural model and corresponding verification models in Table I . Now, the workflow presented in Algorithm 1 translates a multi-view architecture into a formal verification model. For ease of explanation assume all message passing to be synchronous for now. Lines 1 and 2 in Algorithm 1 collect all messages by scanning all actors in the given sequence diagrams. Next, lines 3 and 4 define device-todevice channels by scanning through the given network element, and lines 5 and 6 define point-to-point channels Prj 
TABLE II
Semantic extrapolation for handling under-specification in diagrams; the underlined items are strategies used in creating the Promela model in Figure 2 .
so-called extrapolation in standard UML semantics, as discussed below. For the example in Figure 1 , we use the generated verification model in Figure 2 to explain the concept, where comments in Figure 2 indicates corresponding actions done in Algorithm 1. Notice that the presentation of the translation algorithm is simplified in that it does not support variables, branches and loops. These kinds of extensions are straightforward and are also supported in our prototype implementation.
Most interestingly, lines 16-20 in Figure 1 make various assumptions about the architectural model under consideration, and semantic extrapolation is used to determine choices being made during the translation. Such a semantic extrapolation, due to lack of proper semantics in (combining) UML and sometimes due to underspecification in modeling, can be explicitly stated and controlled. Table II enumerates some important cases and corresponding strategies for semantic extrapolation in order to complete translation. 
IV. Evaluation and Concluding Remarks
We have implemented a plug-in for the Enterprise Architect development tool based on the presented trans-lation. We summarize our findings on using this tool in the architectural design and analysis for two industrial developments.
• The first case study is a modular adaptive automotive runtime environment. Since this platform has been designed to be fault-tolerant, we annotate possible faults in the deployment view, such as power-outage of a device (fail silent) or lost communication messages. Our tool translates these faults annotation by nondeterministically injecting faults into the generated verification model. In one deployment scenario, a counterexample generated by the SPIN model checker demonstrates that the overall system does not function correctly whenever there are certain faults during startup, thereby preventing consensus to be reached between computing nodes. We refer interested readers to the appendix for a detailed description. • Our second case study is a control automation architecture based on the concept of micro-services and a cloud platform. Again, test cases as generated from SPIN model checking of the fused Promela model were instrumental in debugging and improving the design at an early phase in the development.
On the other hand, we have also been experiencing a number of "automation surprises" due to implicit assumptions on the architecture and the generated fused model. For example, the fused model does not capture the fact that service handlers may be viewed as a nonterminating while-loop program that can handle various requests using switch statements, even though (at least) some designers made such an implicit assumption. These kinds of automation surprises might be hard to avoid when applying formal analysis to architectural notations with ambiguous semantics.
It would be most interesting to specify some of the encodings presented here also in a theorem proving environment such as PVS, and to experimentally compare the proposed semantic extrapolation of the behavior of architectural designs with logic-and constraint-based approaches for partially specified systems.
Appendix: Formal Analysis of a Software Architecture for Adaptive Automotive Platforms
We present a case study on formally analyzing RACE [5] , [20] , a novel hardware and software integration platform for automotive domain. Responding to the increasing demands of features such as autonomous parking, RACE aims to offer more flexibility and to decrease the complexity of designing and deploying these features. Software applications are designed in RACE as high-level Apps to deployed on top of the Run-Time Environment (RTE), with concepts analogous to mobile apps and the underlying operating systems (e.g., iOS or Android).
SC:SC1
Raw sensing data Acturation data Since safety is the main concern for the automotive domain, RACE RTE is designed to be fault-tolerant. We have conducted several interviews with key developers of RACE RTE to reconstruct an architecture [6] in Enterprise Architect to allow formal analysis. Figure 3 shows the deployment view of a simplified RACE system, where we have four devices namely Sensor Device, Actuator Device, DC Device1, DC Device2. In each device, one or more SW components can be instantiated. In Figure 3 , there are two types of SW components, namely single channel computing node (SC) for controlling sensors and actuators, and dual channel computing node (DC) where Apps realizing functions such as navigation and control are installed.
As can be shown in the state-machine diagram of SC and DC (Figure 4 and 5) , an SC first registers itself to DCs (mode RegisterToDCs), and then continues with a loop of local sensing (mode GetData), local signal processing (mode Process), and local actuation or message send (mode SendData).
The state machine diagram of a DC starts with a startup process (mode StartUp) and a self-test (mode SelfTest) to check whether it's operational or not. If it is not operable, then the DC is switched-off (mode SwitchOffDC). If it is operational, then the DC examines other DCs service- ability via cross-DC communication (mode CrossDCsCom-municationExchange). In order to ensure reliability and integrity of the data, at least two DCs should be available to ensure data consistency in system operation. Now, if at least two DCs are available, a master negotiation between the two channels within the software component should be operated (mode MasterNegotiation). A non-successful outcome would switch-off DCs (mode SwitchOffDC). On the other hand, a successful-outcome should start a round operation of DCs (mode RoundOperationDCs), where the data is taken from SCs, sent to other DCs (as a data sanity check on each DC), processed and then sent to SCs on the actuation side. However, in each round operation, whenever a master channel is not available (being examined in state MasterAvailable), a master negotiation should be performed again.
The faults being modeled in RACE include poweroff (fail-silent), communication channel errors, as well as bit flips on the master negotiation algorithm. As in our framework, there is no explicit modeling of faults, we treat the activation of faults to be controlled by a software process (cf Figure 3) . One critical property is to guarantee that the system under analysis never reaches deadlock under the presence of faults. By executing our developed prototype on the reconstructed software architecture, we realize that the system may reach deadlock if faults such as power-off appear in the StartUp mode. Arguably, under such scenarios, the system is not really in operation so a deadlock is still considered to be safe. However, the suggested diagnosis has provided sufficient evidence that corner cases may be overlooked in the system design 2 .
